The S3AD2M12BCF18 is a low-power, dual input, reconfigurable 12/10-bit ADC IP dissipating 7.4mW and 10.6mW over a single 1.8V supply, respectively for 12-bit mode and 1.7MS/s sampling rate and 10-bit mode and 3.4MS/s.
The ADC employs two high-performance front-end sample-and-hold (S/H) circuits sampling simultaneously two different inputs together with a two-stage algorithmic architecture and digital error correction. The two inputs can be either single-ended or differential. The S/H features an analog input bandwidth higher than 24MHz and can operate in under-sampling mode.
In 12-bit mode at 1.7MS/s, the ADC features an excellent static performance that includes ±0.6LSB DNL and ±1.75LSB INL.
Dynamic performance highlights considering an input signal with 1MHz frequency and 1.7MS/s sampling rate include an SNR of 56.5dB and a typical ENOB of 9.1-bit.
Auxiliary circuits comprising a low-noise bandgap reference, voltage reference buffers and on-chip current biasing are also included to provide a complete ADC solution.
The S3AD2M12BCF18 is implemented in 0.18um Mixed Signal Generic process with Embedded Flash Option using MiM capacitors and DNW, occupies a total die area of only 0.25mm2 and can be cost-effectively ported across foundries and process nodes upon request.