English
You are here:
12-bit 400MS/s DAC - TSMC 28nm HPC+
The S3DA400M12BT28HPCP employs a current steering architecture with differential current outputs. It uses 6 linear bits and 6 binary bits, all of which are generated from within the current source array.
This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.
The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.
This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.
The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.
View 12-bit 400MS/s DAC full description to...
- see the entire 12-bit 400MS/s DAC datasheet
- get in contact with 12-bit 400MS/s DAC Supplier
Block Diagram of the 12-bit 400MS/s DAC - TSMC 28nm HPC+
