12b, 2Gsps, ADC in 28nm TSMC
View 12b, 2Gsps, ADC in 28nm TSMC full description to...
- see the entire 12b, 2Gsps, ADC in 28nm TSMC datasheet
- get in contact with 12b, 2Gsps, ADC in 28nm TSMC Supplier
A/D IP
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- RISC-V processor with vector extension certified for ISO 26262 ASIL D ready
- RISC-V 32bit CPU which supports ISO26262 ASIL D
- 2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- 2D/3D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL