Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz
14-bit 1-channel 100/125 MSPS pipeline ADC
The ADC consists of a core ADC, LVDS clock receiver, reference voltages and currents circuit. The ADC requires 1.62 ÷ 1.98 V analog supply and 0.9 ÷ 1.1 V, 1.62 ÷ 1.98 V digital supply voltages.
This ADC supports standby mode which allows state with minimum power consumption. There is also the ability to configure the operating modes of the ADC with digital registers: register ref<3:0> controls the differential reference voltages, register ish<3:0> adjusts current of the sample and hold, register iadc<3:0> adjusts current of the core ADC.
The device is manufactured on TSMC 90 nm MS CMOS technology.
View 14-bit 1-channel 100/125 MSPS pipeline ADC full description to...
- see the entire 14-bit 1-channel 100/125 MSPS pipeline ADC datasheet
- get in contact with 14-bit 1-channel 100/125 MSPS pipeline ADC Supplier