14-bit 40MS/s Ultra-Efficient SAR ADC - TSMC 65nm LP
This 14-bit ADC, working at 40MS/s sampling rate, features an excellent performance including 75.0dB SFDR, -75.0dB THD, 71.0dB SNR and 11.3-bit ENOB (noise integrated up-to Nyquist).
This high-end performance is obtained while dissipating only mW.
A built-in calibration algorithm enhances the ADC performance and for additional flexibility, an SPI interface is available to read in/out the calibration coefficients.
The S3ADS40M14BT65LP does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request
View 14-bit 40MS/s Ultra-Efficient SAR ADC full description to...
- see the entire 14-bit 40MS/s Ultra-Efficient SAR ADC datasheet
- get in contact with 14-bit 40MS/s Ultra-Efficient SAR ADC Supplier
Block Diagram of the 14-bit 40MS/s Ultra-Efficient SAR ADC - TSMC 65nm LP
