Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
14bit +20Gsps Low Power and Low area silicon proven silicon proven Cap-less channel in 28nm ADC
View 14bit +20Gsps Low Power and Low area silicon proven silicon proven Cap-less channel in 28nm ADC full description to...
- see the entire 14bit +20Gsps Low Power and Low area silicon proven silicon proven Cap-less channel in 28nm ADC datasheet
- get in contact with 14bit +20Gsps Low Power and Low area silicon proven silicon proven Cap-less channel in 28nm ADC Supplier
ADC/DAC IP
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- 40nm 1.1V AFE comprising 12-bit IQ ADC, 12-bit IQ DAC and Clock-PLL
- Analog Front End: 4 channels of 12-bit 2 GSPS ADC IQ Pairs, 4 channels of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL
- Analog Front End: 1 channel of 12-bit 2 GSPS ADC IQ Pairs, 1 channel of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL