English
You are here:
180nm 13-bit Sigma-Delta ADC
The TRV106TSM180BCD IP is a 1.8V low-power 32MHz single-bit switched-capacitor ∆Σ Modulator-based 7.8125kHz-to-62.5kHz-Nyquist-rate ADC with programmable Decimation Rate and implemented in TSMC Low-Power 180nm CMOS process technology. Its 13-bit performance makes it suitable for use in high-performance wireless/wireline sensor interface, fine-line Instrumentation and Internet-of-Things integrated circuit subsystems (WSN, BAN, IoT).
Features
- Integrated Single-Channel DS Modulator
- Integrated Common-Mode Reference Generator
- Integrated Feedback DAC Positive and Negative Reference Generator
- Integrated Programmable Decimation Filter
Deliverables
- Behavioural Models
- Layout Abstract View
- Timing Models
- GDSII Layout Database
- Netlist for LVS verification
- Usage and Integration Guidelines
- Databook
Block Diagram of the 180nm 13-bit Sigma-Delta ADC IP Core
View 180nm 13-bit Sigma-Delta ADC full description to...
- see the entire 180nm 13-bit Sigma-Delta ADC datasheet
- get in contact with 180nm 13-bit Sigma-Delta ADC Supplier
13-bit Sigma-Delta ADC
- 16 Bit 10 kS/s Incremental Delta - Sigma ADC
- [3735tn] 10/8-bit, 2MSPS, 2.5V SAR ADC with 8:1 Input Mux in TSMC 65LP
- [3724tm - lp] 10-bit, 1MSPS, 3.3V SAR ADC with 8:1 Input Mux in TSMC 90LP
- [3640tg] 12-bit, 5MSPS low power SAR ADC with 19:1 input mux in TSMC180G
- [3739kq-ll] 10-bit/8-bit, 2MSPS, 2.5V SAR ADC with 8:1 Differential Input Mux in SMIC40LL
- [ 3486kq-ll] 12-bit, 100MSPS, 1.1V Pipeline IQ-ADC with 2.5V Ping-Pong Input Interface in SMIC40LL