English
You are here:
28nm HPC+ USB3.1 gen2 PHY(10Gbps)
28nm HPC+ USB3.1 gen2 PHY(10Gbps)
View 28nm HPC+ USB3.1 gen2 PHY(10Gbps) full description to...
- see the entire 28nm HPC+ USB3.1 gen2 PHY(10Gbps) datasheet
- get in contact with 28nm HPC+ USB3.1 gen2 PHY(10Gbps) Supplier
Interface Solution IP
- Northwest Logic AXI Interface Core from Rambus
- Configurable PCI Express 4.0 Controller for ASIC/SoC with a configurable AMBA AXI3/AXI4 user interface
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- Common Public Radio Interface (CPRI) v.7.0 IPC
- Interlaken Protocol IP (High Speed Chip-To-Chip Interface)