English
You are here:
2D FIR Filter
The 2D FIR Filter IP core performs real-time 2D convolution of windowed portions of incoming video frames with coefficient matrices held in internal memory. Its flexible architecture supports a wide variety of filtering operations on various Lattice device families. The highly parameterized design takes advantage of the embedded DSP blocks available in Lattice FPGAs. A simple I/O handshake makes the core suitable for either streaming or bursty input video data. Coefficients may be set at compile time, or updated in system via a simple memory interface.
Features
- Single color plane
- Single-rate, interpolating, and decimating filter configurations
- Input frame size set at compile-time
- Static or dynamic zoom and pan
- User-specified 2D convolution kernel
- Separable and non-separable kernel support
- Kernel symmetry optimization
- Updatable coefficient
Block Diagram of the 2D FIR Filter IP Core
View 2D FIR Filter full description to...
- see the entire 2D FIR Filter datasheet
- get in contact with 2D FIR Filter Supplier
FPGA IP
- Ethernet Switch / Router - Efficient and Massively Customizable
- Embedded FPGA cores in TSMC 22ULP/28HPC/HPC+
- Embedded FPGA
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
- 4-lane MIPI CSI2 serial video transmitter for FPGA implementations
- Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane