English
You are here:
2Gbps Low Power D2D Interface
Custom die-to-die interface in 12/16nm process technology. The I/O cells are defined as TX only, and RX only and have two modes of operation, standard full rail-to-rail swing, or a custom low-noise pseudo-differential interface. RX cells have a weak pull-down feature.
View 2Gbps Low Power D2D Interface full description to...
- see the entire 2Gbps Low Power D2D Interface datasheet
- get in contact with 2Gbps Low Power D2D Interface Supplier
16nm IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Fractional-N Frequency Synthesizer PLL
- 125Mbps to 16Gbps Multi-protocol SerDes PMA
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect