MIPI D-PHY Rx-Only 4 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
32-bit High Performance Single/Multicore RISC System-on-Chip
View 32-bit High Performance Single/Multicore RISC System-on-Chip full description to...
- see the entire 32-bit High Performance Single/Multicore RISC System-on-Chip datasheet
- get in contact with 32-bit High Performance Single/Multicore RISC System-on-Chip Supplier
Block Diagram of the 32-bit High Performance Single/Multicore RISC System-on-Chip
SoC IP
- Ultra low power AI inference accelerator
- Root of Trust eSecure module for SoC security
- Tessent SoC debug and optimization
- RT-630 Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140