320Gbps Ethernet Switch
This L2 Ethernet Switching IP offers a full range of features with full wirespeed on all ports plus a high speed CPU port. Each port has priority queues which are controlled by a strict priority scheduler allowing the most timing critical packets to get minimal delay while providing a fairness between queues. The switching core is built around a shared buffer memory architecture allowing head of line blocking free switching on all ports operating at wirespeed. It offers dynamic per port and per priority usage of the packet buffer memory along with buffer limiters to limit how much an egress port / priority uses of total buffer memory. The switching core also features multiple VLAN tagging and untagging along with egress VLAN translation.
The L2 Ethernet Switching IP features a processor interface allowing setup of tables and register. It also features a packet based CPU port which can be used to both send and receive ethernet frames to/from the switching IP.
This IP requires no software setup to be used, it is ready to receive and forward Ethernet frames once downloaded to FPGA and connected to MACs. It has hardware learning for MAC addresses.
View 320Gbps Ethernet Switch full description to...
- see the entire 320Gbps Ethernet Switch datasheet
- get in contact with 320Gbps Ethernet Switch Supplier
Block Diagram of the 320Gbps Ethernet Switch IP Core

ethernet IP
- Ethernet Switch / Router - Efficient and Massively Customizable
- Gigabit Ethernet 802.3 MAC - Media Access Controller
- TCP/IP - 10 &25Gbit Ethernet TCP server/client
- Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
- Gigabit Ethernet PHY (Modification Right)
- 10 & 25Gbit/s Ethernet UDP/IP Hardware Stack for FPGAs