English
You are here:
33Gbps MP SerDes PHY (PCIe Gen1-5) (12nm, 16nm)
The AXLinkIO MP IP utilizes the silicon-proven AXLinkIO transceiver architecture.
The AXLinkIO MP IP from AnalogX is compatible to several protocols including PCI Express Gen1-5, JESD, OIF, CPRI, Ethernet, and others
The AXLinkIO MP IP from AnalogX is compatible to several protocols including PCI Express Gen1-5, JESD, OIF, CPRI, Ethernet, and others
View 33Gbps MP SerDes PHY (PCIe Gen1-5) (12nm, 16nm) full description to...
- see the entire 33Gbps MP SerDes PHY (PCIe Gen1-5) (12nm, 16nm) datasheet
- get in contact with 33Gbps MP SerDes PHY (PCIe Gen1-5) (12nm, 16nm) Supplier
Block Diagram of the 33Gbps MP SerDes PHY (PCIe Gen1-5) (12nm, 16nm)
