English
You are here:
4-GHz Jitter-optimized low-power digital PLL
Perceptia’s DeepSubTM pPLL03 series PLLs are low-cost low-power low-jitter PLLs, for foundry processes from 28 to 180-nm. They are typically used together with the companion IPs pREG01 regulator and pDIV post-scaler. pPLL03 is currently in silicon in the Silterra 180G, ON Semi 180, GlobalFoundries 65LPe, and TSMC 65LP processes.
Features
- - Jitter below 10-ps
- - Super small: 90 x 90 microns!
- - Very low power: 15-mW
- - Broad frequency range: 4-GHz
- - Fast lock
- - Lock detect
- - Preprogrammed loop filter
- - BIST
- - Scan testable
- - Power-down mode
- - Decoupling caps for lower jitter
- - Available with companion LDO regulator IP
Deliverables
- The pPLL03 series PLL macros are delivered with:
- - Detailed datasheet including guidance for layout, packaging and production test
- - Characterization report or post-layout corner simulation report
- - LEF abstract for floor planning/chip assembly
- - GDSII layout macrocell
- - Spice/CDL netlist (encrypted format) for LVS
- - DRC / SI verification report
- - Verilog model
- - Timing model (.lib)
- - Test vectors and test guidelines
- - Integration support
Block Diagram of the 4-GHz Jitter-optimized low-power digital PLL IP Core
View 4-GHz Jitter-optimized low-power digital PLL full description to...
- see the entire 4-GHz Jitter-optimized low-power digital PLL datasheet
- get in contact with 4-GHz Jitter-optimized low-power digital PLL Supplier