English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
You are here:
40G UDPIP offload engine
The core Implements a UDP/IP hardware protocol stack that enables wire-speed communication over a LAN or a point-to-point connection. It is ideal for offloading the host processor from the demanding task of UDP/IP and can be used in both FPGA and ASIC designs.
View 40G UDPIP offload engine full description to...
- see the entire 40G UDPIP offload engine datasheet
- get in contact with 40G UDPIP offload engine Supplier
Block Diagram of the 40G UDPIP offload engine IP Core
