English
You are here:
40nm 9-bit ultra-low powerADC
This ADC has 9bit resolution and can support sample rates from DC to 12.5MS/s, this design can be used for a variety of applications such as sensor interfacing and receiver frontends (e.g., BLE, Zigbee, 802.11.ah).
Features
- Asynchronous dynamic logic
- INL/DNL <0.5LSB at 1V
- Power consumption scales dynamiclly with the sampling rate
- FoM can be as low as 6.7J/conv.step at 1V
- No calibration
Deliverables
- Whitebox IP license (including CDS, schematic, layout, extracted, testbenches, scripts, matlab model, a.o. ) with technology transfer training and support
Applications
- Communications
- Data processing
- Consumer Electronics
- Automotive
- Industrial and medical
View 40nm 9-bit ultra-low powerADC full description to...
- see the entire 40nm 9-bit ultra-low powerADC datasheet
- get in contact with 40nm 9-bit ultra-low powerADC Supplier