English
NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
You are here:
<4Gbps Low Power D2D Interface
Custom die-to-die interface in 12/16nm process technology. The I/O cells are defined as TX only, and RX only and have two modes of operation, standard full rail-to-rail swing, or a custom low-noise pseudo-differential interface. RX cells have a weak pull-down feature.
View <4Gbps Low Power D2D Interface full description to...
- see the entire <4Gbps Low Power D2D Interface datasheet
- get in contact with <4Gbps Low Power D2D Interface Supplier
16nm IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL
- TSMC GF Intel Samsung Fractional-N Frequency Synthesizer PLL
- TSMC GF Intel Samsung Integer-N Frequency Synthesizer PLL
- TSMC Intel 32kHz Low-bandwidth Frequency Synthesizer PLL