Design & Reuse

5.8GHz Fractional-N LC Phase-Locked Loop

130GF_PLL_02 is intended for SoC clock generation with support of BFSK modulation up to 4Mbps output data rate. PLL IP block embeds a reference 8MHz/1...