Configurable controllers for PCIe 4.0 and CCIX supporting Dual Mode applications
704-bit EEPROM - SMIC EEPROM 0.18µm
Write EEPROM page data comes to input D0<15:0> and write by words to latch through the signal SAMPLE, while the signal write in a state of «1». The address of a word written down in latches is defined by two low bits of the bus adr_bl<1:0>.
Set of flags that define the words that will be erased/written to the page is produced by signals set_flag <1:0>. Erasing of words from page, that correspond to the flags, performed by setting a signal BUSY, with the signal ERASE is at state «1». The address of erased page is defined by four high bits of the bus adr_s<15:0>. Value of the bus adr_s<15:0> doesn't change throughout all cycle of deleting (while BUSY = «1»).
Data writing from latches to the words of page corresponding to flags, is produced by signal setting BUSY, thus the signal WRITE is in a state «1». The address of writeable page is defined by four high bits of the bus adr_s<15:0>.
Memory is optimized for usage in the industrial and commercial applications, requiring low power consumption and supply voltage.
The device is implemented on technology EEPROM CMOS SMIC 0.18 um.
View 512-bit EEPROM (NTLab) full description to...
- see the entire 512-bit EEPROM (NTLab) datasheet
- get in contact with 512-bit EEPROM (NTLab) Supplier