56G SerDes_Samsung
The hard-macro PHY is well-architected for IEEE and OIF protocols, with ESD structure and BIST function accommodated. This IP powers high-speed interconnectivity between chips, optics and backplanes with the built-in low-jitter LC PLL and CDR to optimize the signal integrity. The Innosilicon 56G Long Reach Serdes solution meets the functionality, power, performance and area requirements of a variety of network applications.
View 56G SerDes_Samsung full description to...
- see the entire 56G SerDes_Samsung datasheet
- get in contact with 56G SerDes_Samsung Supplier