Sensor fusion solutions for augmented and virtual reality, robotics, motion controllers, and IoT
5G Baseband Platform IP for Mobile Broadband and IoT
The PentaG2™ architecture is a heterogeneous compute platform containing advanced scalar and vector DSP processors and special purpose accelerators, constituting complete signal path inline acceleration for all major processing channels to be able to meet the demanding power envelope of battery powered devices.
PentaG2™ supports the full gamut of 5G eMBB, URLLC, Sidelink and RedCap use cases, for both mmWave and sub-6 GHz, as well as legacy LTE and Cat 1 technologies. The platform is highly scalable and flexible and sustains bit-rates from a 100Mbps in case of the low power IoT, to 10Gbps and above for case of handset eMBB and FWA.
PentaG2™ comes in two main configurations:
PentaG2-Max – targeting wideband eMBB use cases in handsets and CPE/FWA Terminals and mmWave, as well as URLLC enabled AR/VR and C-V2X use cases.
PentaG2-Lite – supports a range of reduced capacity use cases, from LTE Cat1, to future 3GPP Rel-17/18 NR RedCap (Reduced Capacity, aka NR-Lite). PentaG2-Lite is an extremely efficient and lean baseband implementation with complete processing chain acceleration and utilizing a small footprint DSP controller, to meet the most stringent power budgets.
View 5G Baseband Platform IP for Mobile Broadband and IoT full description to...
- see the entire 5G Baseband Platform IP for Mobile Broadband and IoT datasheet
- get in contact with 5G Baseband Platform IP for Mobile Broadband and IoT Supplier
Block Diagram of the 5G Baseband Platform IP for Mobile Broadband and IoT

Video Demo of the 5G Baseband Platform IP for Mobile Broadband and IoT
CEVA demonstrates a new 5G NR Modem solution, compliant with 3GPP 5G, new Radion Release - 15 standard
5G IP
- USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
- USB 3.1 PHY (10G/5G) in Samsung (14nm, 10nm, 11nm, 8nm, 5nm)
- USB4.0 router, Certified USB 5G/10G and 20G Device controller
- PDSCH Encoder and PUSCH Decoder
- High performance, energy efficient 6-issue, 64-mac vector DSP core targeted for 4G/5G advanced wireless terminal and Infrastructure applications with scalable vector processing based on the fourth generation ZSP architecture
- High performance, energy efficient 4-issue, 16-mac vector DSP core targeted for 4G/5G wireless terminal and Infrastructure applications with scalable vector processing based on the fourth generation ZSP architecture