English
You are here:
5ps Jitter Programmable PLL in CSM 65nm G
Low Noise, Low Jitter Programmable PLL
Silicon Proven in CSM 65nm G
Jitter Below 5ps rms
Silicon Proven in CSM 65nm G
Jitter Below 5ps rms
Features
- 65nm CSM (Common Platform), Logic G Process
- Low Jitter <5ps rms
- Input Frequencies: 37.5MHz to 50MHz
- VCO Frequency Range: 900MHz to 1000MHz
- Output Clock Range: 60MHz to 1000MHz
- Power Down and Bypass Modes
- No External Components Required
View 5ps Jitter Programmable PLL in CSM 65nm G full description to...
- see the entire 5ps Jitter Programmable PLL in CSM 65nm G datasheet
- get in contact with 5ps Jitter Programmable PLL in CSM 65nm G Supplier
PLL IP
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- Fractional-N Frequency Synthesizer PLL (5nm - 180nm)
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)
- 32kHz Ultra-Fast-Lock IoT PLL
- Ultra-low Jitter Fractional-N Frequency Synthesizer PLL (5nm - 180nm)