Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

64-bit CPU Core with Level-2 Cache Controller

The 64-bit AX27L2 is a 5-stage processor that supports the latest RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit comp...