64-bit RISC-V application processor core with 7-stage pipeline
The core includes integrated L1 data and instruction caches, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like all Codasip RISC-V cores it is possible to create custom instructions using Codasip Studio to extend the ISA and to generate corresponding hardware and software development kits.
View 64-bit RISC-V application processor core with 7-stage pipeline full description to...
- see the entire 64-bit RISC-V application processor core with 7-stage pipeline datasheet
- get in contact with 64-bit RISC-V application processor core with 7-stage pipeline Supplier
Block Diagram of the 64-bit RISC-V application processor core with 7-stage pipeline

RISC-V IP
- TESIC CC EAL5+ Secure Element IP Core
- Intelligent Sensor and Power Management Design Platform
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- Low-power 32-bit RISC-V processor
- 64-bit RISC-V application processor core with L2 cache coherence
- High performance Linux-capable processor