64G SerDes
The hard-macro PHY is well-architected for IEEE and OIF protocols, with ESD structure and BIST function accommodated. This IP powers high-speed interconnectivity between chips, optics and backplanes with the built-in low-jitter LC PLL and CDR to optimize the signal integrity. The Innosilicon 64G Long Reach Serdes solution meets the functionality, power, performance and area requirements of a variety of network applications.
View 64G SerDes full description to...
- see the entire 64G SerDes datasheet
- get in contact with 64G SerDes Supplier