8B/10B Encoder and Decoder

The 8b10b macro implements the function for the physical coding sublayer for Gigabit Ethernet as defined in the IEEE 802.3z specification. The 8b10b is a marriage of two sub-blocks, the 5b6b and the 3b4b encoder/decoders (ENDECs).

View 8B/10B Encoder and Decoder full description to...

see the entire 8B/10B Encoder and Decoder datasheet
get in contact with 8B/10B Encoder and Decoder Supplier

8B/10B Encoder / Decoder IP

8b/10b Encoder/Decoder
8B10B Encoder/Decoder
PCIe 2.0 PHY IP with 5GT/s (Silicon Proven in TSMC 28HPC+)
Dual Parallel to Serial ATA 1.5/3.0Gb/s PHY Core
Quad 1.06/1.25/2.125/1.56/2.5/3.125 Gbps Backplane SerDes
Quad 3.125/6.25 Gbps Backplane SerDes

See more 8B/10B Encoder / Decoder IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy