8G PHY IP for PCIe 3.0 (Silicon Proven in UMC 28HPC+)

This Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 3.0 Base Specification with support of PIPE 4.3 interface spec. Lower power consumption is achieved due to support of
additional PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
T2M offers best in class highly configurable PCIe 3.0 PHY, targeted for both enterprise and client application, complaint to PCie 3.0 specification and ECN 1.0a. The PHY IP is designed to support a wide range of applications and can provides maximum throughput through its eight lanes
configuration. The customer has a choice to customize it for lower data rates (Gen2) or lower number of lanes. It also supports L1 sub states L1.1 and L1.2 which enables its seamless integration in power constraint applications, while keeping low in the silicon area.

T2M offers an option of complete integrated PCIe 3.0 hard IP including controller as a complete system solution.

• see the entire 8G PHY IP for PCIe 3.0 (Silicon Proven in UMC 28HPC+) datasheet
• get in contact with 8G PHY IP for PCIe 3.0 (Silicon Proven in UMC 28HPC+) Supplier