English
You are here:
AHB Low Power Subsystem - ARM M0 (70140)
The AHB Low Power Subsystem is an AMBA® based system that is useful as the basic digital infrastructure for building low power SOCs. The subsystem contains a flexible Power Management Unit that controls the power sequence of the CPU as well as the APB peripherals. The PMU can easily be extended to control additional cores, peripherals and even mixed signal subsystems on the same SOC.
The AHB Low Power Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. The package includes software for boot code, interrupt handlers and driver code.
The AHB Low Power Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
The AHB Low Power Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. The package includes software for boot code, interrupt handlers and driver code.
The AHB Low Power Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
View AHB Low Power Subsystem - ARM M0 (70140) full description to...
- see the entire AHB Low Power Subsystem - ARM M0 (70140) datasheet
- get in contact with AHB Low Power Subsystem - ARM M0 (70140) Supplier
Block Diagram of the AHB Low Power Subsystem - ARM M0 (70140)
Low Power IP
- Compact, ultra-low power ARC EM processors and ASIL-Ready ARC EM Safety Island IP feature excellent code density
- AI Inference IP for 2 to >100 TOPS at low power, low die area
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- Low-Power AVC/H.264 Main Profile Encoder Core
- Ultra-low power RF receiver / WakeUp receiver
- UMC40 PLL - Ultra-low power and lowest area PLL in the industry for Edge/AI and IoT applications. Customizable in weeks.