English
24-bit four channel audio ADC with 95 dB Dynamic Range, compatible with Automotive requirements
You are here:
AHB Performance Subsystem - ARM M0 (70141)
The AHB Performance Subsystem is an AMBA® based system that is useful as the digital infrastructure for building low power SOCs needing additional performance. This AHB Multi-matrix system contains a flexible Power Management Unit for controlling power sequencing of the CPU and peripherals. The PMU can easily be extended to control additional cores, peripherals and even analog subsystems on the same SOC.
Additionally, the subsystem includes two DMA controllers for easily moving data from user peripherals to internal SRAM.
Most of the supported CPUs are powerful enough to handle applications such as spectral analysis, FFT, and data manipulation, thus making the subsystem a good choice for IoT devices where computation has to be done at the edge.
The AHB Performance Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. Included is a QSPI, serial flash controller for boot loading program images or operating as an Execute in Place (XIP) engine using non-volatile external flash memory with low power.
The AHB Performance Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
Additionally, the subsystem includes two DMA controllers for easily moving data from user peripherals to internal SRAM.
Most of the supported CPUs are powerful enough to handle applications such as spectral analysis, FFT, and data manipulation, thus making the subsystem a good choice for IoT devices where computation has to be done at the edge.
The AHB Performance Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. Included is a QSPI, serial flash controller for boot loading program images or operating as an Execute in Place (XIP) engine using non-volatile external flash memory with low power.
The AHB Performance Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
Features
- Supports Cortex-M0 (or equivalent) processor
- AMBA® 2.0 (AHB)
- AHB Multi-matrix bus infrastructure
- External Nor Flash controller
- DMA (single or multi-channel)
- Internal SRAM controller
- Interrupt Controller (optional)
- Power Management Unit
- 8,16,32-bit Internal SRAM Controller
- QSPI Serial Flash Controller with Execute in Place (XIP)
- Watchdog Timer
- Timers (2)
- General Purpose Input / Output (GPIO)
- Configurable
- I2C Master, SPI Master / Slave, 16550 UART
- Software
- RTOS (Free RTOS)
- Flash Loader, Boot Loader
- Interrupt Handlers
- Hardware Adaption Layer / Drivers
- SPI, I2C, GPIO, QSPI, DMA
Benefits
- Quick development start up
- Low power plus performance to handle most IoT software
- Integration and software support available
- Cost effective
Deliverables
- Verilog RTL source code
- Test bench with test suites
- Documentation including User's Guide and Integration Guide
- Technology-independent synthesis constraints
Applications
- IoT Edge Devices
- Medical Devices
- Mixed Signal Digital - MEMS
- Smart Sensors, Smart Metering, Smart Lighting
- Health Monitors
- Home / Office
- Surveillance, Home Automation, Smart Thermostats
- Industrial
- Machine / Motor Control, System Health Monitoring
Block Diagram of the AHB Performance Subsystem - ARM M0 (70141)
View AHB Performance Subsystem - ARM M0 (70141) full description to...
- see the entire AHB Performance Subsystem - ARM M0 (70141) datasheet
- get in contact with AHB Performance Subsystem - ARM M0 (70141) Supplier
Performance
- High-performance ARC HS3x and HS4x processors are optimized for GHz+ operating speeds with minimum area and power consumption
- HEVC, VP9 and AVS2 Multi format Decoder for UHD(up to 8K) 4:2:0 10bit
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications
- MPU incorporating a high performance instruction/data L1 cache controller and Memory Management Unit (MMU)
- CPU Designed for the Next Generation of High Performance Wireless Communications and Networking
- World's most advanced communication DSP, providing cutting-edge performance for multi-Gigabit class connectivity