AHB Performance Subsystem - ARM M0 (70141)
Additionally, the subsystem includes two DMA controllers for easily moving data from user peripherals to internal SRAM.
Most of the supported CPUs are powerful enough to handle applications such as spectral analysis, FFT, and data manipulation, thus making the subsystem a good choice for IoT devices where computation has to be done at the edge.
The AHB Performance Subsystem includes a standard set of peripherals and cores that supports RTOS and software kernels. Included is a QSPI, serial flash controller for boot loading program images or operating as an Execute in Place (XIP) engine using non-volatile external flash memory with low power.
The AHB Performance Subsystem is soft IP that can be used in all the popular semiconductor technology nodes.
View AHB Performance Subsystem - ARM M0 (70141) full description to...
- see the entire AHB Performance Subsystem - ARM M0 (70141) datasheet
- get in contact with AHB Performance Subsystem - ARM M0 (70141) Supplier
Block Diagram of the AHB Performance Subsystem - ARM M0 (70141)

Performance IP
- High-performance ARC HS3x and HS4x processors are optimized for GHz+ operating speeds with minimum area and power consumption
- High Performance DDR4/3 Memory Controller
- Northwest Logic High-performance PCIe-AXI Bridge and/or scatter-gather DMA from Rambus
- HEVC/H.265, VP9 and AVS2 Multi format Decoder for UHD(up to 8K) 4:2:0 10bit
- High Performance Embedded Host NVMe
- High-performance 32-bit RISC CPU