AHB Quad SPI Controller with Execute in Place
Reading and writing the core is done on the AMBA® AHB bus interface. The data is then serialized and then transmitted, either LSB or MSB first, using the standard 4-wire SPI bus interface or the extended Dual, r Quad Bus modes.
The OSPI is compatible with various industry-standard DMA controllers. DMA operation in the OSPI can be enabled to assist a DMA controller in the loading (writing) of the transmit FIFO, and the unloading (reading) of the receive FIFO.
The Execute in Place (XIP) Mode allows an AHB Master to directly read the contents of any of several industry-standard FLASH devices (such as Winbond, Macronix, Spansion and Micron devices) simply by reading from the address space of the QSPI Controller.
View AHB Quad SPI Controller with Execute in Place full description to...
- see the entire AHB Quad SPI Controller with Execute in Place datasheet
- get in contact with AHB Quad SPI Controller with Execute in Place Supplier
Block Diagram of the AHB Quad SPI Controller with Execute in Place
QSPI IP
- AXI QSPI with Execute in Place
- Specialized 1.2V to 3.3V Fail-Safe GPIO and 3.3V I2C Open-Drain in 110nm
- Specialized 1.2V to 3.3V Fail-Safe GPIO and 3.3V I2C Open-Drain in 110nm
- Quad SPI Master IP
- QSPI FLASH Controller – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)
- xSPI - PSRAM Master