English
You are here:
AMBA 5 / AXI / ACE / ACE-lite / CHI NoC monitor
UltraSoC supports non-intrusive monitoring and smart analytics of standard interconnects from the Arm ecosystem, including AXI, ACE, ACE-lite, and AMBA 5 CHI (Coherent Hub Interface).
Our IP enables full transaction-level visibility of traffic on buses with a wide range of measurements, analytics and statistics gathering. All of these are highly configurable and include “logic analyzer” style controls and dependencies, local buffering and cross-triggering. In addition, the modules can track transactions (eg trace) and automatically gather statistics (to identify issues such as contention, peak traffic, and deadlock).
The CHI Monitor is the newest in UltraSoC’s family of protocol-aware monitors for interconnect, and extends that from bus monitors to debugging and fine-tuning the NoC (Network on Chip) fabric and visibility of the SoC as a whole.
The CHI NoC Monitor module permits detailed real-world monitoring and analysis of the functioning of the interconnect, allowing chip developers to understand its performance and optimize overall SoC performance. It is the market’s only fully-featured CHI debug solution, providing better visibility and analytics than can be achieved with legacy debug solutions such as ARM’s own CoreSight product.
Our IP enables full transaction-level visibility of traffic on buses with a wide range of measurements, analytics and statistics gathering. All of these are highly configurable and include “logic analyzer” style controls and dependencies, local buffering and cross-triggering. In addition, the modules can track transactions (eg trace) and automatically gather statistics (to identify issues such as contention, peak traffic, and deadlock).
The CHI Monitor is the newest in UltraSoC’s family of protocol-aware monitors for interconnect, and extends that from bus monitors to debugging and fine-tuning the NoC (Network on Chip) fabric and visibility of the SoC as a whole.
The CHI NoC Monitor module permits detailed real-world monitoring and analysis of the functioning of the interconnect, allowing chip developers to understand its performance and optimize overall SoC performance. It is the market’s only fully-featured CHI debug solution, providing better visibility and analytics than can be achieved with legacy debug solutions such as ARM’s own CoreSight product.
View AMBA 5 / AXI / ACE / ACE-lite / CHI NoC monitor full description to...
- see the entire AMBA 5 / AXI / ACE / ACE-lite / CHI NoC monitor datasheet
- get in contact with AMBA 5 / AXI / ACE / ACE-lite / CHI NoC monitor Supplier
AXI IP
- Northwest Logic AXI DMA Back-End Core from Rambus
- Northwest Logic AXI Interface Core from Rambus
- PCIe 5.0, 4.0, 3.1/3.0 Root Port, Endpoint, Dual-mode, Controller IP Core with Built-in Many-Channel DMA (vDMA), Legacy DMA, and Configurable AMBA AXI Interconnect
- Configurable PCI Express 2.1 Supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Controller IP for PCIe 2.1 as well as with the PHY Interface for PCI Express (PIPE) specification and the AMBA® AXI™ Protocol Specification
- Configurable PCI Express 1.1 Supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect