The MVD ATSC Remultiplexer core analyses the MPEG TS stream inputs and gives access to the followings information and statistics :
• Incoming TS Stream features ( TS_ID, Version, Tables ...)
• Incoming/ Payload/ Outcoming rates
• Program List and bandwidth for each program.
• Program Information (Short Name, Program Number, Access Control Flags (VCT & PID Frame Header), etc...)
Then, it filters user selected programs and regenerates PSIP tables such as such as PAT, CAT, PMTs (according to configuration), MGT, STT, VCT (Cable or Terrestrial) , EIT0->EIT3, RRT.
Not filtered PMT program and others PID which do not correspond to any program or PSIP tables are filtered.
PMTs are re-generated according to the modifications to apply to the output stream.
CAT and related PIDs are filtered according to the configuration of the remultiplexer.
The ATSC Remultiplexer core allows the filtering of programs of ATSC MPEG TS flows compliant with the standards:
• A53/Part 3; A65:2009
- Supported FPGA families: Xilinx Spartan-6, Virtex-6, Artix-7, Kintex-7, Virtex-7, Zynq
- N SPI input / M SPI output (N and M from 1 to 8)
- Adapt one or several MPTS/SPTS stream rate into one or several MPTS by filtering and multiplexing complete services
- Management of PSIP tables (automatic tables generator) according to ATSC A/65:2009, A/53:part 3 and ISO 13818-1.
- Configurable via an RS232 link or I²C link
- Service filtering
- Full PCR re-stamping
- Master/Slave control of input/output mux flows
- Statistical service bandwidth estimation per input
- Maximize output payload bandwidth thanks to smoothing FIFO.
- Common output Smoothing FIFO can be implemented as block RAM, external Synchronous SRAM memory or external DDR3 (same memory than program memory for Spartan-6 only using MCB)
- Size of the output smoothing FIFO is configurable and common for all output channels.
- Full synthesizable RTL design (not delivered) for easy customization
- Netlist version available for ISE and VIVADO
- CPU Interface to control MVD Modulator Core
- Netlist for core generation
- VHDL top file
- VHDL source code : can be delivered as an option under NDA and other specific clauses
- The MVD ATSC Remultiplexer allows to adapt and multiplex transmodulator bandwidth from several sources towards one or several modulators.
Block Diagram of the ATSC Remultiplexer N-to-M IP Core