Automotive MIPI A-PHY Sink IP (2-Lane)
PHY IP supports the SINK function of MIPI A-PHY Gear-2 stated in standard specification. It supports data rate up to 4Gbps with integrated mixed signal circuit, high performance RX equalizer, fast tracking Clock and Data Recovery, on chip optional termination resistor calibration.
View Automotive MIPI A-PHY Sink IP (2-Lane) full description to...
- see the entire Automotive MIPI A-PHY Sink IP (2-Lane) datasheet
- get in contact with Automotive MIPI A-PHY Sink IP (2-Lane) Supplier
Block Diagram of the Automotive MIPI A-PHY Sink IP (2-Lane)

MIPI IP
- MIPI CSI-2 Controller Core V2
- MIPI CSI-2 Controller Core
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- I3C Host Controller
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave