Avalon Multi-port DDR2 Memory Controller IP Core
The Avalon Multi-port DDR2 Memory Controller IP Core slave ports can be independently clocked allowing the system to be partitioned and optimized to achieve maximum performance. Supporting post memory read and write cycles, the data FIFO's effectively double memory bandwidth on sequential address or FIFO cache hits. FIFO depth can be tailored for either streaming or random access.
The Avalon Multi-port DDR2 Memory Controller is optimized for Altera® Cyclone, Stratix, and Arria families of field programmable logic devices. The Avalon slave ports are configured with a SOPC Builder Ready component & Qsys GUI which greatly simplifies the design of Avalon-MM based SOC systems.
The SDRAM Memory Controller handles all memory tasks, including initialization and refresh cycles. It is designed to operate asynchronous to the local port clocks enabling the memory to be clocked at its peaked rated frequency maximizing system performance.
View Avalon Mobile DDR Memory Controller full description to...
- see the entire Avalon Mobile DDR Memory Controller datasheet
- get in contact with Avalon Mobile DDR Memory Controller Supplier
Block Diagram of the Avalon Multi-port DDR2 Memory Controller IP Core
Mobile DDR Memory Controller IP
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DO-254 DDR Memory Controller 1.00a
- Avalon Multi-port SDRAM Memory Controller IP Core
- Streaming Multi-port SDRAM Memory Controller
- Avalon Multi-port DDR2 Memory Controller
- DDR4 multiPHY in Samsung (14nm)