Design & Reuse
Catalog of SIP Cores
System on Chip design resources

AVSBus 1.x Master IP

SmartDV's AVSBus 1.x Master IP is a silicon-proven, fully featured Adaptive Voltage Scaling Bus master solution purpose-built for SoC, ASIC, and FPGA ...