English
Ultra-low Jitter Fractional-N Frequency Synthesizer PLL (5nm - 180nm)
You are here:
AXI Central DMA Controller
The Xilinx LogiCORE™ IP AXI Central Direct Memory Access (CDMA) core is a soft Xilinx Intellectual Property (IP) core for use with the Vivado® Design Suite. The AXI CDMA provides high-bandwidth Direct Memory Access (DMA) between a memory-mapped source address and a memory-mapped destination address using the AXI4 protocol. An optional Scatter Gather (SG) feature can be used to offload control and sequencing tasks from the system CPU. Initialization, status, and control registers are accessed through an AXI4-Lite slave interface, suitable for the Xilinx MicroBlaze™ processor.
Features
- AXI4 interface for data transfer
- Independent AXI4-Lite slave interface for register access
- Independent AXI4 Master interface for optional Scatter/Gather function
- Optional Data Re-Alignment Engine
- Register Direct Mode
- Optional Scatter Gather DMA support
- Optional Store and Forward support
- Parameterized Read and Write Address Pipeline depths
- Fixed-address and incrementing-address burst support
View AXI Central DMA Controller full description to...
- see the entire AXI Central DMA Controller datasheet
- get in contact with AXI Central DMA Controller Supplier
Interface and Interconnect IP
- FlexNoC Network on Chip SoC Interconnect IP
- Cache Coherent Interconnect
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Configurable PCI Express 4.0 Controller for ASIC/SoC with a configurable AMBA AXI3/AXI4 user interface
- Serial Peripheral Interconnect Master & Slave Interface Controller
- Physical Layer Interface Core