AXI Memory Mapped to PCI Express (PCIe) Gen2
The AXI4 PCIe core provides a transaction level translation of AXI4 commands to PCIe TOP packets and the PCIe requests to AXI4 commands.
View AXI Memory Mapped to PCI Express (PCIe) Gen2 full description to...
- see the entire AXI Memory Mapped to PCI Express (PCIe) Gen2 datasheet
- get in contact with AXI Memory Mapped to PCI Express (PCIe) Gen2 Supplier
Interface and Interconnect IP
- Standard Compliant AMBA AXI SoC Interconnect, Soft IP
- Standard Compliant AMBA AHB SoC Interconnect, Soft IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Serial Peripheral Interconnect Master & Slave Interface Controller
- Physical Layer Interface Core
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect