English
You are here:
Bandgap reference - TSMC 110nm
The Bandgap reference IP Core is optimized for integration into SOCs, ASICs, FPGAs, microprocessors and other large mixed-signal microchips. The block provides a 0.6V output with a +/-3% accuracy.
Features
- Input Power Supply: 1.5 to 3.6 V
- 0.6 V or 1.2 V output voltage
- Reference Accuracy: ±1.0%
- Contact Vendor for Product Brief
Benefits
- Stable and accurate voltage reference for SOCs, ASICS, etc.
- Low risk for customer product/program with a silicon proven bandgap reference IP core.
Deliverables
- GDSII
- Spice Netlist and/or Cadence Schematic
- IP Datasheet, User’s Guide, and Test Plan
- Behavioral Model
View Bandgap reference (0.6 V output, optimized for SOC integration, 110 nm) full description to...
- see the entire Bandgap reference (0.6 V output, optimized for SOC integration, 110 nm) datasheet
- get in contact with Bandgap reference (0.6 V output, optimized for SOC integration, 110 nm) Supplier
Power Management IP
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Intelligent Sensor and Power Management Design Platform
- Power Management Unit (2.3 - 3.0V output voltage, load current 150mA)
- Customizable Power Management Platform
- SC7MC Power Management Kit - UMC 28 nm L28HPC
- SC8MC Power Management Kit - UMC 55 nm L55ULP