English
You are here:
Bandgap reference (0.7 V output, optimized for SOC integration, UMC 180 nm)
The bandgap reference is optimized for integration into SOCs, ASICs, FPGAs, microprocessors and other large mixed-signal microchips.
Features
- Input voltage from 1.5 V to 5.5 V
- 0.7 V output voltage
- Reference Accuracy: ±1.0%
- Contact Vendor for Product Brief
Benefits
- Stable and accurate voltage reference for SOCs, ASICS, etc.
- Low risk for customer product/program with a silicon proven bandgap reference IP core.
Deliverables
- GDSII
- Spice Netlist and/or Cadence Schematic
- IP Datasheet, User’s Guide, and Test Plan
- Behavioral Model
View Bandgap reference (0.7 V output, optimized for SOC integration, UMC 180 nm) full description to...
- see the entire Bandgap reference (0.7 V output, optimized for SOC integration, UMC 180 nm) datasheet
- get in contact with Bandgap reference (0.7 V output, optimized for SOC integration, UMC 180 nm) Supplier
Power Management IP
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Intelligent Sensor and Power Management Design Platform
- Power Management Unit (2.3 - 3.0V output voltage, load current 150mA)
- Customizable Power Management Platform
- SC12MC Power Management Kit - UMC 28 nm L28HPC
- SC8 Power Management Kit - Samsung 65 nm CMOS10LP