Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Baseline and Extended JPEG Decoder Core

The JPEG-DX-S IP core is an area-efficient, high-performance JPEG decoder conforming to the Baseline Sequential DCT and the Extended Sequential DCT mo...