English
You are here:
CAN 2.0 Controller with DMA
The GRCAN core is a CAN controller with an AHB DMA backend. The APB bus is used for configuration, control and status handling and the AHB bus is used for retrieving and storing CAN messages in memory external to the CAN controller. GRCAN supports transmission and reception of sets of messages by use of circular buffers located in memory external to the core. Separate transmit and receive buffers are assumed. Reception and transmission of sets of messages can be ongoing simultaneously.
Features
- 20-1000 kbps bitrate
- CAN 2.0B with standard and extended frame format
- Message filtering
- DMA using circular buffers of configurable size
- Single shot transmission
Deliverables
- Source code
- Synplify project file
- VHDL test bench
- Template design for LEON3 processor
- FPGA evaluation board (optional)
Block Diagram of the CAN 2.0 Controller with DMA IP Core
View CAN 2.0 Controller with DMA full description to...
- see the entire CAN 2.0 Controller with DMA datasheet
- get in contact with CAN 2.0 Controller with DMA Supplier
CAN 2.0 Controller with DMA
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface
- Inno-Logic: USB 3.1 SuperSpeed Plus Device Controller | USB IF Compliance Certified | Silicon Proven
- MIPI SLIMbus Host Controller v2.0
- USB 2.0 Hub Controller
- USB 2.0 EHCI Host Controller IP
- USB 2.0 On-The-Go Controller