MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 Samsung 28nm FD-SOI
CCIX 1.1 Controller
View CCIX 1.1 Controller full description to...
- see the entire CCIX 1.1 Controller datasheet
- get in contact with CCIX 1.1 Controller Supplier
Block Diagram of the CCIX 1.1 Controller IP Core

PCIe IP
- PCIe Controller Testbench
- PCIe 5.0 PHY in TSMC (16nm)
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- PCIe 5.0 Customizable Embedded Multi-port Switch
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features