Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip Bk cores, it is possible to create custom instructions using Codasip Studio to extend the Bk5 and to generate corresponding hardware and software development kits.
View Compact, efficient 64-bit RISC-V processor with 5-stage pipeline full description to...
- see the entire Compact, efficient 64-bit RISC-V processor with 5-stage pipeline datasheet
- get in contact with Compact, efficient 64-bit RISC-V processor with 5-stage pipeline Supplier
Block Diagram of the Compact, efficient 64-bit RISC-V processor with 5-stage pipeline

RISC-V IP
- TESIC CC EAL5+ Secure Element IP Core
- Intelligent Sensor and Power Management Design Platform
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- Low-power 32-bit RISC-V processor
- 64-bit RISC-V application processor core with L2 cache coherence
- 64-bit embedded processor, fully compliant with the RISC-V ISA