English
400MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
You are here:
Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
The Bk5 is an entry level, compact, efficient 64-bit embedded RISC-V processor aimed at embedded systems requiring a large address space. The core has a 5-stage pipeline and is offered in two versions.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip Bk cores, it is possible to create custom instructions using Codasip Studio to extend the Bk5 and to generate corresponding hardware and software development kits.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip Bk cores, it is possible to create custom instructions using Codasip Studio to extend the Bk5 and to generate corresponding hardware and software development kits.
View Compact, efficient 64-bit RISC-V processor with 5-stage pipeline full description to...
- see the entire Compact, efficient 64-bit RISC-V processor with 5-stage pipeline datasheet
- get in contact with Compact, efficient 64-bit RISC-V processor with 5-stage pipeline Supplier
Block Diagram of the Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
RISC-V IP
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- Low-power 32-bit RISC-V processor
- E31 Balanced performance and efficiency RISC V core
- High performance Linux-capable processor
- Dual thread, superscalar, embedded 32-bit RISC-V core with 9-stage pipeline
- Single issue, embedded RISC-V core with 4-stage pipeline