English
You are here:
Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
The L30(F) is a small, efficient 32-bit embedded RISC-V processor aimed at embedded systems with more modest processing requirements. The core has a 3-stage pipeline and has 32 general-purpose registers.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L30 and to generate corresponding hardware and software development kits.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L30 and to generate corresponding hardware and software development kits.
View Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers full description to...
- see the entire Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers datasheet
- get in contact with Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers Supplier
Block Diagram of the Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
Processor IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- RT-660-FPGA DPA-Resistant Hardware Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Secure-IC Securyzr(TM) Cyber Escort Unit IP provides real time detection of sero day attacks on processor
- 32-bit Embedded RISC-V Functional Safety Processor