Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers

The L30(F) is a small, efficient 32-bit embedded RISC-V processor aimed at embedded systems with more modest processing requirements. The core has a 3-stage pipeline and has 32 general-purpose registers.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L30 and to generate corresponding hardware and software development kits.

• see the entire Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers datasheet
• get in contact with Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers Supplier