High performance dual-issue, out-of-order, 7-stage pipeline superscalar core
Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L31 and to generate corresponding hardware and software development kits.
View Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers full description to...
- see the entire Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers datasheet
- get in contact with Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers Supplier
Block Diagram of the Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers

Processor IP
- Real-time detector of zero-day attacks on processor - Cyber Escort Unit
- Real-time Pixel Processor
- RT-630 Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- RT-660 DPA & Fault Injection Resistant Hardware Root of Trust Security Processor for Govt/Aero/Defense FIPS-140
- RISC-V processor - 32 bit, 5-stage pipeline
- 64-bit RISC-V application processor core with 7-stage pipeline