English
You are here:
PCI Express 3.0, 2.0, 1.1 Controller IP Core with AMBA AXI User Interface
The PCI Express 3.0, 2.0, 1.1 Controller IP Core with AXI interface is a high performance, highly-configurable PCI Express® interface IP compliant to the PCI Express® rev.3.0 specification. The PCI Express 3.0, 2.0, 1.1 Controller inherits the leading architecture and reliability of previous generations of PCI Express interface IP and features an AXI user interface with built-in DMA, compliant to the AMBA AXI3 and AXI4 specifications.
View Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface full description to...
- see the entire Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface datasheet
- get in contact with Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface Supplier
Block Diagram of the PCI Express 3.0, 2.0, 1.1 Controller IP Core with AMBA AXI User Interface
PCI Express Controller IP
- Complete PCIe 4.0 Soft IP supporting endpoint, root port, switch, bridge and advanced features such as SR-IOV, multi-function, data protection (ECC, ECRC), ATS, TPH, AER and more
- PCIe 5.0 Controller
- Configurable PCI Express 2.1 Supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Controller IP for PCIe 2.1 as well as with the PHY Interface for PCI Express (PIPE) specification and the AMBA® AXI™ Protocol Specification
- Configurable PCI Express 1.1 Supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support