Intrinsic ID QuiddiKey® 300 - World's First PSA Certified Level 3 RoT Component IP
D/A Converter IP, 24 bits, 96KHz, UMC 55nm SP process
View D/A Converter IP, 24 bits, 96KHz, UMC 55nm SP process full description to...
- see the entire D/A Converter IP, 24 bits, 96KHz, UMC 55nm SP process datasheet
- get in contact with D/A Converter IP, 24 bits, 96KHz, UMC 55nm SP process Supplier
ADC/DAC IP
- 12bit 1Msps low power SAR ADC IP core
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- 40nm 1.1V AFE comprising 12-bit IQ ADC, 12-bit IQ DAC and Clock-PLL
- Analog Front End: 4 channels of 12-bit 2 GSPS ADC IQ Pairs, 4 channels of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL