English
130nm OTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 0.25um Logic process
Pulse width modulation, boosting voltage from 3.3V to 5V, 50mA driving capability, Ivcca=150uA @ Idrive=0.
View DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 0.25um Logic process full description to...
- see the entire DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 0.25um Logic process datasheet
- get in contact with DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 0.25um Logic process Supplier
Power IP IP
- High-performance ARC HS3x and HS4x processors are optimized for GHz+ operating speeds with minimum area and power consumption
- Compact, ultra-low power ARC EM processors and ASIL-Ready ARC EM Safety Island IP feature excellent code density
- Low frequency XTAL oscillator optimized for low power
- Low frequency XTAL oscillator optimized for low power
- Cap-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP