English
2-cluster Series6 3D/2D/Compute GPU including OpenGL ES 3.0, DX10_0 Feature Level and OpenCL Support
You are here:
DDR1 Memory Controller
The Cadence Denali Controller IP for DDR1 is a highly configurable DDR design that provides the high flexibility needed to enable application specific configurations ranging from high performance networking and mobile to consumer.
It includes sophisticated engines to rearrange transactions and maximize memory bus utilization. Programmable arbitration algorithms allow for multiple ports to share the memory bus efficiently. The Denali Controller IP for DDR1 is configurable to meet specific data profiles and enables performance optimization for an individual system and memory requirements.
It includes sophisticated engines to rearrange transactions and maximize memory bus utilization. Programmable arbitration algorithms allow for multiple ports to share the memory bus efficiently. The Denali Controller IP for DDR1 is configurable to meet specific data profiles and enables performance optimization for an individual system and memory requirements.
Features
- Fully configurable for performance, power, gatecount, and multi-port data arbitration
- Advanced page policy engine and transaction reordering insures high bandwidth utilization can be met across a range of applications
- Multiple arbitration options allow for prioritization of initiators, and guarantees quality of service
- Advanced Low-power options include all DRAM power management modes, extensive clock tree gating, and multiple power wells
- Optional ECC and built in memory system self test (BIST)
- Multiport Option
- Multiple port options with different types (AXI, AXI4, AHB, OCP, Denali), width, synchronous or asynchronous
- Supports standard DFI interface to the PHY
- Optionally supports Everspin DDR3 ST-MRAM
Benefits
- Configurable to meet specific data traffic profiles
- Optimized low latency for data-intensive applications
- Future-proof system design for emerging DDR standards
Deliverables
- Clean, readable, synthesizable Verilog RTL
- Synthesis and STA scripts
- Documentation: integration and user guide, release notes
- Sample Verification testbench with integrated BFM and monitors
Applications
- Mobile
- Consumer
- IoT
- Automotive
View DDR1 Memory Controller full description to...
- see the entire DDR1 Memory Controller datasheet
- get in contact with DDR1 Memory Controller Supplier
