English
You are here:
DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - SMIC 40nm LL
DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration in SMIC 40nm LL
View DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - SMIC 40nm LL full description to...
- see the entire DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - SMIC 40nm LL datasheet
- get in contact with DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - SMIC 40nm LL Supplier
DDR2 IP
- High Efficiency FPGA Memory Controller (DDR3, DDR4, ...)
- SSTL with bi-directional I/O’s, Vref, and ODT for DDR2 memory (1.8 V)
- 1.8 V, DDR2 With andWithout Input Termination
- DDR2 SDRAM Controller
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- DDR2/DDR3/DDR3L/LPDDR2 I/O Buffer - TSMC 40 CLN40LP